Baerilog
Simulator
Synthesizer
Compiler
Practice
Baerilog
/
practice
Verilog practice problems — each one opens the simulator with a skeleton and a self-checking testbench
Nothing here is graded or uploaded — the testbench on each page prints its own PASS/FAIL lines.
© Jeremy Bae 2026 ·
github.com/jeremyjbae